dec: 27 hex: 1B bin: 11011
The AND Cell, is an array logic gate. Array gates have gate logic as well as 1 or more pass-through wires. They are also slightly taller than normal gates.
Conductive Plate +
Wired Plate +
Platformed Plate +
The AND Cell has a total of 3 inputs and 3 outputs. Left and right IOs in this gate act as wires. When placing the gate on the ground, the side facing the player is the input and the side facing away is the output. The inputs on the front and back connects to the bottom logic plate and the left and right is a separate top wire.
This gate can allow the top wire to transverse a signal between the left and right without crossing the signals with the other sides. There is also a logical gate portion below the top wire, on which the output is enabled only when there is a signal in the input, and there is a signal traversing through the top wire.
|v4.0.0||Added the AND Cell.|
Issues pertaining to "AND Cell" are maintained on the ProjectRed Github page. Report issues there.